

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/813,564	03/30/2004	Bertrand Bertrand	02RO42254500	4127
27975 75	90 07/28/2005		EXAMINER	
ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A. 1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE			TRA, ANH QUAN	
P.O. BOX 3791			ART UNIT	PAPER NUMBER
ORLANDO, FL 32802-3791			2816	
			DATE MAILED: 07/28/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/813,564	BERTRAND ET AL.			
		Examiner	Art Unit			
		Quan Tra	2816			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. a period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days iill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133)			
Status		,				
1)🖂	Responsive to communication(s) filed on 30 Ma	arch 2005.				
2a)□	This action is FINAL . 2b)⊠ This	action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)[Claim(s) 12-42 is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 12-42 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.				
Applicat	ion Papers					
9)[The specification is objected to by the Examine	r.	•			
10)	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
	Applicant may not request that any objection to the o	drawing(s) be held in abeyance. See	937 CFR 1.85(a).			
11)□	Replacement drawing sheet(s) including the correction The oath or declaration is objected to by the Ex					
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: Certified copies of the priority documents Certified copies of the priority documents Copies of the certified copies of the priorical pulcation from the International Bureau See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage			
			·			
Attachmen	t(s) e of References Cited (PTO-892)	□				
2) Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview Summary Paper No(s)/Mail Da				
3) 🛛 Infori	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 3/30/04.		atent Application (PTO-152)			

Application/Control Number: 10/813,564

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 12-42 are rejected under 35 U.S.C. 102(b) as being anticipated by Naura (USP 6127898).

As to claim 12, Naura discloses in figure 5 a comparator (circuit on the right of capacitor C) with two thresholds comprising: a two-threshold latch including an input (E) and an output (output of 3) respectively forming an input and an output of the comparator, and including a first node (C) between a first power supply terminal (Vdd) and the output of the comparator, and a first negative feedback loop (T5, T7', T8) acting on the first node for setting a first threshold of the comparator as a function of a first power supply potential (Vdd or ground) applied to the first power supply terminal, and as a function of a first reference potential (Vref1).

As to claim 13, figure 5 shows that the two-threshold latch further includes a second node (D) between a second power supply terminal and the output of the comparator, and further comprising a second negative feedback loop (T6, T9', T10) for setting a second threshold of the comparator as a function of a second power supply potential (ground or Vdd) applied to the second power supply terminal, and as a function of a second reference potential (Vref2).

As to claim 14, figure 5 shows that the first threshold is an upper threshold, and the first reference potential is less than or equal to the first power supply potential, which is positive.

Application/Control Number: 10/813,564

Art Unit: 2816

As t claim 15, figure 5 shows that the first threshold is chosen such that a difference between the first power supply potential and the first reference potential is positive and increases as a function of the first power supply potential to limit an increase in the first threshold when the first power supply potential increases.

As to claim 16, figure 5 shows that the second threshold is a lower threshold, and the second reference potential is greater than or equal to the second power supply potential, which is ground.

As to claim 17, figure 5 shows that the first negative feedback loop comprises first and second transistors (T5, T7') each comprising a source, a drain and a gate, with the source of the first transistor being connected to the first node, the gate of the first transistor being connected to the source of the second transistor, the gate of the second transistor being connected to the output of the comparator, the first power supply potential (ground) being applied to the drain of the first transistor, and the first reference potential being applied to the drain of said second transistor.

As to claim 18, figure 5 shows that the first negative feedback loop further comprises a third transistor (T8) comprising a drain connected to the gate of the first transistor, a gate connected to the output of the comparator, and a source connected to the second power supply potential (Vdd).

As to claim 19, figure 5 shows the second negative feedback loop comprises fourth and fifth transistors (T6, T9') each comprising a source, a drain and a gate, with the source of the fourth transistor being connected to the second node, the gate of the fourth transistor being connected to the source of the fifth transistor, the gate of the fifth transistor being connected to the output of the comparator, the second power supply potential being applied to the drain of the

Application/Control Number: 10/813,564

Art Unit: 2816

fourth transistor, and the second reference potential being applied to the drain of the fifth transistor.

As to claim 20, figure 5 shows that the second negative feedback loop further comprises a sixth transistor (T10) comprising a drain connected to the gate of the fourth transistor, a gate connected to the output of the comparator, and a source connected to the first power supply potential.

As to claim 21, figure 5 shows that the two-threshold latch comprises a plurality of transistors (T1-T4) series-connected between the first power supply terminal and a second power supply terminal, the plurality of transistors each comprising a gate connected together and to the input of the two-threshold latch, the plurality of transistors including seventh and eight transistors (T1, T2) having a first type of conductivity, and ninth and tenth transistors having a second type of conductivity (T3, T4).

As to claim 22, figure 5 shows that the eight and ninth transistors each comprises a drain connected together, and wherein the two-threshold latch further comprises an inverter (3) connected between the drain of the eighth and ninth transistors and the output of the comparator.

Claims 23-42 recite similar limitations of claims 12-22. Therefore, they are rejected for the same reasons.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (tall-free).

QUAN TRA
PRIMARY EXAMINER
ART UNIT 2816

July 25, 2005